## FXLA101

Low－Voltage Dual－Supply 1－Bit Voltage Translator with Auto Direction Sensing

## Features

－Bi－Directional Interface between Two Levels： from 1.1 V to 3.6 V
－Fully Configurable：Inputs and Outputs Track $\mathrm{V}_{\mathrm{CC}}$
－Non－Preferential Power－Up；Either Vcc May Be Powered Up First
－Outputs Switch to 3－State if Either $\mathrm{V}_{\mathrm{CC}}$ is at GND
－Power－Off Protection
－Bus－Hold on Data Inputs Eliminates the Need for Pull－Up Resistors；Do Not Use Pull－Up Resistors on A or B Ports
－Control Input（／OE）Referenced to $\mathrm{V}_{\mathrm{CcA}}$ Voltage
－Packaged in MicroPak ${ }^{\text {™ }} 6$（ $1.00 \mathrm{~mm} \times 1.45 \mathrm{~mm}$ ）
－Direction Control Not Necessary
－ 100 Mbps Throughput when Translating Between 1.8 V and 2.5 V
－ESD Protection Exceeds：
－8kV HBM（per JESD22－A114 \＆Mil Std 883e 3015．7）
－2kV CDM（per ESD STM 5．3）

## Applications

－Cell Phones，PDAs，Digital Cameras，Portable GPS

## Description

The FXLA101 is a configurable dual－voltage supply translator for both uni－directional and bi－directional voltage translation between two logic levels．The device allows translation between voltages as high as 3.6 V to as low as 1.1 V ．The A port tracks the $\mathrm{V}_{\mathrm{CCA}}$ level and the B port tracks the $\mathrm{V}_{\text {CсB }}$ level．This allows for bi－directional voltage translation over a variety of voltage levels： 1.2 V ， $1.5 \mathrm{~V}, 1.8 \mathrm{~V}, 2.5 \mathrm{~V}$ ，and 3.3 V ．

The device remains in three－state as long as either $\mathrm{V}_{\mathrm{cc}}=0 \mathrm{~V}$ ，allowing either $\mathrm{V}_{\mathrm{cc}}$ to be powered up first． Internal power－down control circuits place the device in 3－state if either $\mathrm{V}_{\mathrm{Cc}}$ is removed．

The／OE input，when HIGH，disables both the A and B ports by placing them in a 3 －state condition．The／OE input is supplied by $\mathrm{V}_{\mathrm{cca}}$ ．
The FXLA101 supports bi－directional translation without the need for a direction control pin．The two ports of the device have auto－direction sense capability．Either port may sense an input signal and transfer it as an output signal to the other port．

## Ordering Information

| Part Number | Top Mark | Operating Temperature Range | Package | Packing Method |
| :---: | :---: | :---: | :---: | :---: |
| FXLA101L6X | XK | -40 to $85^{\circ} \mathrm{C}$ | 6－Lead MicroPak ${ }^{\text {TM }} 1.00 \mathrm{~mm} \times 1.45 \mathrm{~mm}$ Package | 5K Units Tape and Reel |
| FXLA101FHX | XK |  | 6 －Lead，MicroPak2 ${ }^{\text {™ }}$ ，1x1mm Body，． 35 mm Pitch |  |

## Pin Configuration



Figure 1. Pin Configuration (Top Through View)

## Pin Definitions

| Pin \# | Name |  |
| :---: | :---: | :--- |
| 1 | V $_{\text {CCA }}$ | A-Side Power Supply |
| 2 | GND | Ground |
| 3 | A | A Side Input or 3-State Output |
| 4 | B | B Side Input or 3-State Output |
| 5 | /OE | Output Enable Input |
| 6 | $\mathrm{~V}_{\text {CCB }}$ | B Side Power supply |

## Functional Diagram



Figure 2. Functional Diagram

Function Table

| Control | Outputs |
| :---: | :---: |
| $/ \mathrm{OE}$ |  |
| L | Normal Operation |
| H | 3-State |

$$
\begin{aligned}
& \mathrm{H}=\mathrm{HIGH} \text { Logic Level } \\
& \mathrm{L}=\text { LOW Logic Level }
\end{aligned}
$$

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{cc}}$ | Supply Voltage | $V_{\text {CCA }}$ | -0.5 | 4.6 | V |
|  |  | $V_{\text {CCB }}$ | -0.5 | 4.6 |  |
| $V_{1}$ | DC Input Voltage | I/O Ports A and B | -0.5 | 4.6 | V |
|  |  | Control Input (/OE) | -0.5 | 4.6 |  |
| $\mathrm{V}_{\mathrm{o}}$ | Output Voltage ${ }^{(2)}$ | Output 3-State | -0.5 | 4.6 | V |
|  |  | Output Active ( $\mathrm{A}_{\mathrm{n}}$ ) | -0.5 | $\mathrm{V}_{\text {CCA }}+0.5$ |  |
|  |  | Output Active ( $\mathrm{B}_{\mathrm{n}}$ ) | -0.5 | $\mathrm{V}_{\text {CCB }}+0.5$ |  |
| $\mathrm{I}_{\text {K }}$ | DC Input Diode Current | $\mathrm{V}_{1}<0 \mathrm{~V}$ |  | -50 | mA |
| lok | DC Output Diode Current | $\mathrm{V}_{0}<0 \mathrm{~V}$ |  | -50 | mA |
|  |  | $\mathrm{V}_{0}>\mathrm{V}_{\mathrm{cc}}$ |  | +50 |  |
| $\mathrm{l}_{\mathrm{OH}} / \mathrm{l}_{\mathrm{OL}}$ | DC Output Source/Sink Current |  | -50 | +50 | mA |
| Icc | DC V ${ }_{\text {cc }}$ or Ground Current (per Supply Pin) |  |  | $\pm 100$ | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range |  | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| PD | Power Dissipation |  |  | 4.5 | mW |
| ESD | Human Body Model, JESD22-A114 | B Port I/O to GND |  | 12 | kV |
|  |  | A Port I/O to GND |  | 8 |  |
|  | Charged Device Model, JESD22-C101 |  |  | 2 |  |

## Notes:

1. lo absolute maximum ratings must be observed.
2. All unused inputs and input/outputs must be held at $\mathrm{V}_{\mathrm{cci}}$ or GND.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | Conditions | Min. | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply | Operating $\mathrm{V}_{\mathrm{CCA}}$ or $\mathrm{V}_{\mathrm{CCB}}$ | 1.1 | 3.6 | V |
|  | Input Voltage | Ports A and B | 0 | 3.6 | V |
|  |  | Control Input (/OE) | 0 | $\mathrm{~V}_{\mathrm{CCA}}$ | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature, Free Air |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{dt/dV}$ | Minimum Input Edge Rate | $\mathrm{V}_{\mathrm{CCA} / \mathrm{B}}=1.1$ to 3.6 V |  | 10 | $\mathrm{~ns} / \mathrm{V}$ |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance | Micropak-6 |  | 350 | $\mathrm{C} / \mathrm{W}$ |
|  |  | Micropak2-6 |  | 560 |  |

## Power-Up/Power-Down Sequence

FXL translators offer an advantage in that either $\mathrm{V}_{\mathrm{cc}}$ may be powered up first. This benefit derives from the chip design. When either $\mathrm{V}_{\mathrm{cc}}$ is at 0 V , outputs are in a high-impedance state. The control input (/OE) is designed to track the $\mathrm{V}_{\text {CCA }}$ supply. A pull-up resistor tying /OE to $\mathrm{V}_{\text {cca }}$ should be used to ensure that bus contention, excessive currents, or oscillations do not occur during power-up or power-down. The size of the pull-up resistor is based upon the current-sinking capability of the device driving the /OE pin.
The recommended power-up sequence is:

1. Apply power to the first $\mathrm{V}_{\mathrm{cc}}$.
2. Apply power to the second $\mathrm{V}_{\mathrm{cc}}$.
3. Drive the /OE input LOW to enable the device.

The recommended power-down sequence is:

1. Drive /OE input HIGH to disable the device.
2. Remove power from either $\mathrm{V}_{\mathrm{cc}}$.
3. Remove power from other $\mathrm{V}_{\mathrm{cc}}$.

## Pull-Up/Pull-Down Resistors

Do not use pull-up or pull-down resistors. This device has bus-hold circuits: pull-up or pull-down resistors are not recommended because they interfere with the output state. The current through these resistors may exceed the hold drive, $\mathrm{l}_{(\text {(HOLD })}$ and/or $\mathrm{I}_{\text {(OD) }}$ bus-hold currents. The bus-hold feature eliminates the need for extra resistors.

## DC Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{cca}}(\mathrm{V})$ | $\mathrm{V}_{\text {ccB }}(\mathrm{V})$ | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IHA }}$ | High-Level Input Voltage | Data Inputs $A_{n}$ Control Pin /OE | 2.70 to 3.60 | 1.10 to 3.60 | 2.00 |  |  | V |
|  |  |  | 2.30 to 2.70 |  | 1.60 |  |  |  |
|  |  |  | 1.65 to 2.30 |  | . $65 \times \mathrm{V} \mathrm{CcA}$ |  |  |  |
|  |  |  | 1.40 to 1.65 |  | . $65 \times \mathrm{V} \mathrm{V}_{\text {cca }}$ |  |  |  |
|  |  |  | 1.10 to 1.40 |  | . $90 \times \mathrm{V} \mathrm{V}_{\text {ca }}$ |  |  |  |
| $\mathrm{V}_{\text {IHB }}$ |  | Data Inputs $\mathrm{B}_{\mathrm{n}}$ | 1.10 to 3.60 | 2.70 to 3.60 | 2.00 |  |  | V |
|  |  |  |  | 2.30 to 2.70 | 1.60 |  |  |  |
|  |  |  |  | 1.65 to 2.30 | . $65 \times \mathrm{V}$ ссв |  |  |  |
|  |  |  |  | 1.40 to 1.65 | . $65 \times \mathrm{V}$ ссв |  |  |  |
|  |  |  |  | 1.10 to 1.40 | . $90 \times \mathrm{V}$ ССв |  |  |  |
| $V_{\text {ILA }}$ | Low-Level Input Voltage | Data Inputs $A_{n}$ Control Pin /OE | 2.70 to 3.60 | 1.10 to 3.60 |  |  | . 80 | V |
|  |  |  | 2.30 to 2.70 |  |  |  | . 70 |  |
|  |  |  | 1.65 to 2.30 |  |  |  | . $35 \times \mathrm{V}_{\text {CCA }}$ |  |
|  |  |  | 1.40 to 1.65 |  |  |  | . $35 \times \mathrm{x} \mathrm{V}_{\text {CCA }}$ |  |
|  |  |  | 1.10 to 1.40 |  |  |  | . $10 \times \mathrm{V}_{\text {cca }}$ |  |
| $V_{\text {ILB }}$ |  | Data Inputs $\mathrm{B}_{\mathrm{n}}$ | 1.10 to 3.60 | 2.70 to 3.60 |  |  | . 80 | V |
|  |  |  |  | 2.30 to 2.70 |  |  | . 70 |  |
|  |  |  |  | 1.65 to 2.30 |  |  | . $35 \times \mathrm{x} \mathrm{V}_{\text {CCB }}$ |  |
|  |  |  |  | 1.40 to 1.65 |  |  | . $35 \times \mathrm{x} \mathrm{V}_{\text {CCB }}$ |  |
|  |  |  |  | 1.10 to 1.40 |  |  | . $10 \times \mathrm{V}_{\text {CCB }}$ |  |
| Vона | High-Level Output Voltage ${ }^{(3)}$ | $\mathrm{I}_{\text {OH }}=-4 \mu \mathrm{~A}$ | 1.10 to 3.60 | 1.10 to 3.60 | $\mathrm{V}_{\text {CCA }}-.40$ |  |  | V |
| $\mathrm{V}_{\text {OHB }}$ |  | $\mathrm{I}_{\mathrm{OH}}=-4 \mu \mathrm{~A}$ | 1.10 to 3.60 | 1.10 to 3.60 | $\mathrm{V}_{\text {CCB }}-.40$ |  |  |  |
| Vola | Low-Level Output Voltage ${ }^{(3)}$ | $\mathrm{l}_{\mathrm{OL}}=4 \mu \mathrm{~A}$ | 1.10 to 3.60 | 1.10 to 3.60 |  |  | . 4 | V |
| Volb |  | $\mathrm{l}_{\mathrm{OL}}=4 \mu \mathrm{~A}$ | 1.10 to 3.60 | 1.10 to 3.60 |  |  | . 4 |  |
| $\mathrm{I}_{\text {(HOLD })}$ | Bus-Hold Input Minimum Drive Current | $\mathrm{V}_{1 \mathrm{~N}}=0.80 \mathrm{~V}$ | 3.00 | 3.00 | 75.0 |  |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\text {IN }}=2.00 \mathrm{~V}$ | 3.00 | 3.00 | -75.0 |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{IN}}=0.7 \mathrm{~V}$ | 2.30 | 2.30 | 45.0 |  |  |  |
|  |  | $\mathrm{V}_{1 \mathrm{~N}}=1.60 \mathrm{~V}$ | 2.30 | 2.30 | -45.0 |  |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=0.57 \mathrm{~V}$ | 1.65 | 1.65 | 25.0 |  |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=1.07 \mathrm{~V}$ | 1.65 | 1.65 | -25.0 |  |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=0.49 \mathrm{~V}$ | 1.40 | 1.40 | 11.0 |  |  |  |
|  |  | $\mathrm{V}_{1 \mathrm{~N}}=0.91 \mathrm{~V}$ | 1.40 | 1.40 | -11.0 |  |  |  |
|  |  | $\mathrm{V}_{\text {IN }}=0.11 \mathrm{~V}$ | 1.10 | 1.10 |  | 4.0 |  |  |
|  |  | $\mathrm{V}_{1 \mathrm{~N}}=0.99 \mathrm{~V}$ | 1.10 | 1.10 |  | -4.0 |  |  |

Continued on following page...

DC Electrical Characteristics (Continued)
$\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$.

| Symbol | Parameter | Conditions | $\mathrm{V}_{\mathrm{CCA}}(\mathrm{V})$ | $\mathrm{V}_{\text {cci }}(\mathrm{V})$ | Min. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $I_{\text {(ODH) }}$ | Bus-Hold Input Overdrive High Current ${ }^{(4)}$ | Data Inputs $\mathrm{A}_{\mathrm{n}}, \mathrm{B}_{\mathrm{n}}$ | 3.60 | 3.60 | 450.00 |  | $\mu \mathrm{A}$ |
|  |  |  | 2.70 | 2.70 | 300.00 |  |  |
|  |  |  | 1.95 | 1.95 | 200.00 |  |  |
|  |  |  | 1.60 | 1.60 | 120.00 |  |  |
|  |  |  | 1.40 | 1.40 | 80.00 |  |  |
| $I_{\text {(ODL) }}$ | Bus-Hold Input Overdrive Low Current ${ }^{(5)}$ | Data Inputs $A_{n}, \mathrm{~B}_{\mathrm{n}}$ | 3.60 | 3.60 | -450.00 |  | $\mu \mathrm{A}$ |
|  |  |  | 2.70 | 2.70 | -300.00 |  |  |
|  |  |  | 1.95 | 1.95 | -200.00 |  |  |
|  |  |  | 1.60 | 1.60 | -120.00 |  |  |
|  |  |  | 1.40 | 1.40 | -80.00 |  |  |
| 1 | Input Leakage Current | Control Inputs /OE, $\mathrm{V}_{1}=\mathrm{V}_{\text {CCA }}$ or GND | 1.10 to 3.60 | 3.60 |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Ioff | Power-Off Leakage Current | $\mathrm{A}_{\mathrm{n}} \mathrm{V}_{\mathrm{o}}=0 \mathrm{~V}$ to 3.6 V | 0 | 3.6 |  | $\pm 2.0$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{B}_{\mathrm{n}} \mathrm{V}_{\mathrm{o}}=0 \mathrm{~V}$ to 3.6 V | 3.60 | 0 |  | $\pm 2.0$ |  |
| loz | 3-State Output Leakage | $\mathrm{A}_{\mathrm{n}}, \mathrm{B}_{\mathrm{n}} \mathrm{V}_{\mathrm{o}}=0 \mathrm{~V}$ or 3.6 V , $/ \mathrm{OE}=\mathrm{V}_{\mathrm{IH}}$ | 3.6 | 3.60 |  | $\pm 5.0$ | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{A}_{\mathrm{n}} \mathrm{~V}_{\mathrm{o}}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V}, \\ & / \mathrm{OE}=\mathrm{GND} \end{aligned}$ | 3.60 | 0 |  | $\pm 5.0$ |  |
|  |  | $\begin{aligned} & \mathrm{B}_{\mathrm{n}} \mathrm{~V}_{\mathrm{o}}=0 \mathrm{~V} \text { or } 3.6 \mathrm{~V}, \\ & / \mathrm{OE}=\mathrm{GND} \end{aligned}$ | 0 | 3.60 |  | $\pm 5.0$ |  |
| $I_{\text {CCAB }}$ | Quiescent Supply | $\begin{aligned} & \mathrm{V}_{1}=\mathrm{V}_{\mathrm{ccI}} \text { or } \mathrm{GND} ; \mathrm{I}_{\mathrm{O}}=0, \\ & / \mathrm{OE}=\mathrm{GND} \end{aligned}$ | 1.10 to 3.60 | 1.10 to 3.60 |  | 10.0 | $\mu \mathrm{A}$ |
| Iccz | Current ${ }^{6,7}$ | $\begin{aligned} & \mathrm{V}_{1}=\mathrm{V}_{\mathrm{ccl}} \text { or } \mathrm{GND} ; \mathrm{I}_{\mathrm{O}}=0, \\ & / \mathrm{OE}=\mathrm{V}_{\mathrm{IH}} \end{aligned}$ | 1.10 to 3.60 | 1.10 to 3.60 |  | 10.0 | $\mu \mathrm{A}$ |
| $I_{\text {cCa }}$ | Quiescent Supply Current | $\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\text {CCB }}$ or GND; $\mathrm{I}_{\mathrm{O}}=0$ B-to-A Direction, /OE=GND | 0 | 1.10 to 3.60 |  | -10.0 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{1}=\mathrm{V}_{\text {CCA }} \text { or } \mathrm{GND} ; \mathrm{I}_{\mathrm{o}}=0 \\ & \text { A-to-B Direction } \end{aligned}$ | 1.10 to 3.60 | 0 |  | 10.0 |  |
| Іссв |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CCA}}$ or GND ; $\mathrm{I}_{\mathrm{O}}=0$, A-to-B Direction, /OE=GND | 1.10 to 3.60 | 0 |  | -10.0 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{1}=\mathrm{V}_{\text {CCB }} \text { or GND; } \mathrm{I}_{\mathrm{O}}=0 \\ & \text { B-to-A Direction } \end{aligned}$ | 0 | 1.10 to 3.60 |  | 10.0 |  |

## Notes:

3. This is the output voltage for static conditions. Dynamic drive specifications are given in the Dynamic Output Electrical Characteristics table.
4. An external drive must source at least the specified current to switch LOW-to-HIGH.
5. An external drive must source at least the specified current to switch HIGH-to-LOW.
6. $\mathrm{V}_{\mathrm{CCI}}$ is the $\mathrm{V}_{\mathrm{CC}}$ associated with the input side.
7. Reflects current per supply, $\mathrm{V}_{\mathrm{CCA}}$ or $\mathrm{V}_{\text {CCB }}$.

## Dynamic Output Electrical Characteristic

## A Port ( $\mathrm{A}_{\mathrm{n}}$ )

Output Load: $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}} \geq \mathrm{M} \Omega\left(\mathrm{C}_{110}=4 \mathrm{pF}\right), \mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{ccA}}=3.0 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCA}}=2.3 \mathrm{~V} \\ \text { to } 2.7 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CcA}}=1.65 \mathrm{~V} \\ \text { to } 1.95 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cCA}}=1.4 \mathrm{~V} \\ \text { to } 1.6 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCA}}=1.1 \mathrm{~V} \\ \text { to } 1.3 \mathrm{~V} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Max. | Typ. | Max. | Typ. | Max | Typ. | Max. | Typ. |  |
| $\mathrm{trise}_{\text {re }}$ | Output Rise Time A Port ${ }^{(9)}$ |  | 3.0 |  | 3.5 |  | 4.0 |  | 5.0 | 7.5 | ns |
| $t_{\text {fall }}$ | Output Fall <br> Time A Port ${ }^{(10)}$ |  | 3.0 |  | 3.5 |  | 4.0 |  | 5.0 | 7.5 | ns |
| Іонd | Dynamic Output Current High ${ }^{(9)}$ | -11.4 |  | -7.5 |  | -4.7 |  | -3.2 |  | -1.7 | mA |
| Iold | Dynamic <br> Output <br> Current <br> Low ${ }^{(10)}$ | +11.4 |  | +7.5 |  | +4.7 |  | +3.2 |  | +1.7 | mA |

## B Port ( $B_{n}$ )

Output Load: $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}} \geq \mathrm{M} \Omega\left(\mathrm{C}_{10}=5 \mathrm{pF}\right), \mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=3.0 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=2.3 \mathrm{~V} \\ \text { to } 2.7 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=1.65 \mathrm{~V} \\ \text { to } 1.95 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cCB}}=1.4 \mathrm{~V} \\ \text { to } 1.6 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{ccB}}=1.1 \mathrm{~V} \\ \text { to } 1.3 \mathrm{~V} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Max. | Typ. | Max. | Typ. | Max | Typ. | Max. | Typ. |  |
| trise | Output Rise Time B Port ${ }^{(9)}$ |  | 3.0 |  | 3.5 |  | 4.0 |  | 5.0 | 7.5 | ns |
| $t_{\text {fall }}$ | Output Fall Time B Port ${ }^{(10)}$ |  | 3.0 |  | 3.5 |  | 4.0 |  | 5.0 | 7.5 | ns |
| Іонd | Dynamic Output Current High ${ }^{(9)}$ | -12.0 |  | -7.9 |  | -5.0 |  | -3.4 |  | -1.8 | mA |
| lold | Dynamic Output Current Low ${ }^{(10)}$ | +12.0 |  | +7.9 |  | +5.0 |  | +3.4 |  | +1.8 | mA |

## Notes:

8. Dynamic output characteristics are guaranteed, but not tested.
9. See Figure 7.
10. See Figure 8.

## AC Characteristics

$\mathrm{V}_{\mathrm{CCA}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{cCB}}=3.0 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=2.3 \mathrm{~V} \\ \text { to } 2.7 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=1.65 \mathrm{~V} \\ \text { to } 1.95 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=1.4 \mathrm{~V} \\ \text { to } 1.6 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{ccB}}=1.1 \mathrm{~V} \\ & \text { to } 1.3 \mathrm{~V} \end{aligned}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max | Min. | Max. | Typ. |  |
| $\mathrm{t}_{\text {PLL }, \mathrm{t}_{\text {PHL }}}$ | A to B | 0.2 | 4.0 | 0.3 | 4.2 | 0.5 | 5.4 | 0.6 | 6.8 | 6.9 | ns |
|  | B to A | 0.2 | 4.0 | 0.2 | 4.1 | 0.3 | 5.0 | 0.5 | 6.0 | 4.5 | ns |
| tpzl, ${ }_{\text {PrzH }}$ | IOE to A, /OE to B |  | 1.7 |  | 1.7 |  | 1.7 |  | 1.7 | 1.7 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SKEW }}$ | A Port, <br> B Port ${ }^{(11)}$ |  | 0.5 |  | 0.5 |  | 0.5 |  | 1.0 | 1.0 | ns |

$\mathrm{V}_{\mathrm{CCA}}=2.3 \mathrm{~V}$ to $2.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=3.0 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=2.3 \mathrm{~V} \\ \text { to } 2.7 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=1.65 \mathrm{~V} \\ \text { to } 1.95 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=1.4 \mathrm{~V} \\ \text { to } 1.6 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=1.1 \mathrm{~V} \\ \text { to } 1.3 \mathrm{~V} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max | Min. | Max. | Typ. |  |
| $\mathrm{t}_{\text {PLH, }, \mathrm{t}_{\text {PHL }}}$ | A to B | 0.2 | 4.1 | 0.4 | 4.5 | 0.5 | 5.6 | 0.8 | 6.9 | 7.0 | ns |
|  | B to A | 0.3 | 4.2 | 0.4 | 4.5 | 0.5 | 5.5 | 0.5 | 6.5 | 4.8 | ns |
| $\mathrm{t}_{\text {PZL, }}$, tPzH | IOE to A, /OE to B |  | 1.7 |  | 1.7 |  | 1.7 |  | 1.7 | 1.7 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SKEW }}$ | A Port, <br> B Port ${ }^{(11)}$ |  | 0.5 |  | 0.5 |  | 0.5 |  | 1.0 | 1.0 | ns |

$\mathrm{V}_{\mathrm{CCA}}=1.65 \mathrm{~V}$ to $1.95 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=3.0 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cCB}}=2.3 \mathrm{~V} \\ \text { to } 2.7 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=1.65 \mathrm{~V} \\ \text { to } 1.95 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=1.4 \mathrm{~V} \\ \text { to } 1.6 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cCB}}=1.1 \mathrm{~V} \\ \text { to } 1.3 \mathrm{~V} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max | Min. | Max. | Typ. |  |
| $\mathrm{t}_{\text {PLh, }}$ tpHL | A to B | 0.3 | 5.0 | 0.5 | 5.5 | 0.8 | 6.7 | 0.9 | 7.5 | 7.5 | ns |
|  | B to A | 0.5 | 5.4 | 0.5 | 5.6 | 0.8 | 6.7 | 1.0 | 7.0 | 5.4 | ns |
|  | IOE to A, /OE to B |  | 1.7 |  | 1.7 |  | 1.7 |  | 1.7 | 1.7 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SKEW }}$ | $\begin{array}{\|l\|} \text { A Port, } \\ \text { B Port } \end{array}$ |  | 0.5 |  | 0.5 |  | 0.5 |  | 1.0 | 1.0 | ns |

## Note:

11. Skew is the variation of propagation delay between output signals and applies only to output signals on the same port ( $\mathrm{A}_{\mathrm{n}}$ or $\mathrm{B}_{\mathrm{n}}$ ) and switching with the same polarity (LOW-to-HIGH or HIGH-to-LOW) (see Figure 10). Skew is guaranteed, but not tested.

AC Characteristics (Continued)
$\mathrm{V}_{\mathrm{CCA}}=1.4 \mathrm{~V}$ to $1.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{ccB}}=3.0 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{ccB}}=2.3 \mathrm{~V} \\ & \text { to } 2.7 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cCB}}=1.65 \mathrm{~V} \\ & \text { to } 1.95 \mathrm{~V} \end{aligned}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cCB}}=1.4 \mathrm{~V} \\ \text { to } 1.6 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cCB}}=1.1 \mathrm{~V} \\ \text { to } 1.3 \mathrm{~V} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max | Min. | Max. | Typ. |  |
| tPLH, tpHL | A to B | 0.5 | 6.0 | 0.5 | 6.5 | 1.0 | 7.0 | 1.0 | 8.5 | 7.9 | ns |
|  | B to A | 0.6 | 6.8 | 0.8 | 6.9 | 0.9 | 7.5 | 1.0 | 8.5 | 6.1 | ns |
| tpzL,tpzH | IOE to A, /OE to B |  | 1.7 |  | 1.7 |  | 1.7 |  | 1.7 | 1.7 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SkEw }}$ | $\begin{array}{\|l\|l} \text { A Port, } \\ \text { B Port }{ }^{122} \end{array}$ |  | 1.0 |  | 1.0 |  | 1.0 |  | 1.0 | 1.0 | ns |

$V_{C C A}=1.1 \mathrm{~V}$ to $1.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=3.0 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=2.3 \mathrm{~V} \\ \text { to } 2.7 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=1.65 \mathrm{~V} \\ \text { to } 1.95 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=1.4 \mathrm{~V} \\ \text { to } 1.6 \mathrm{~V} \end{gathered}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cCB}}=1.1 \mathrm{~V} \\ & \text { to } 1.3 \mathrm{~V} \end{aligned}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. | Typ. | Typ. | Typ. | Typ. |  |
| $\mathrm{t}_{\text {PLH, }}$ tPHL | A to B | 4.6 | 4.8 | 5.4 | 6.2 | 9.2 | ns |
|  | B to A | 6.8 | 7.0 | 7.4 | 7.8 | 9.1 | ns |
| $\mathrm{t}_{\text {PzL }, \text { tpzH }}$ | /OE to A, /OE to B | 1.7 | 1.7 | 1.7 | 1.7 | 1.7 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SKEW }}$ | A Port, B Port ${ }^{(12)}$ | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | ns |

## Note:

12. Skew is the variation of propagation delay between output signals and applies only to output signals on the same port ( $\mathrm{A}_{n}$ or $\mathrm{B}_{n}$ ) and switching with the same polarity (LOW-to-HIGH or HIGH-to-LOW) (see Figure 10). Skew is guaranteed, but not tested.

## Maximum Data Rate

$\mathrm{T}_{\mathrm{A}}=-40$ to $85^{\circ} \mathrm{C}$.

| $\mathrm{V}_{\text {cca }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{cCB}}=3.0 \mathrm{~V} \\ \text { to } 3.6 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=2.3 \mathrm{~V} \\ \text { to } 2.7 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=1.65 \mathrm{~V} \\ \text { to } 1.95 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CCB}}=1.4 \mathrm{~V} \\ \text { to } 1.6 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\mathrm{ccB}}=1.1 \mathrm{~V} \text { to } \\ 1.3 \mathrm{~V} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Min. | Min. | Min. | Typ. |  |
| $\mathrm{V}_{\text {CCA }}=3.00 \mathrm{~V}$ to 3.60 V | 140 | 120 | 100 | 80 | 40 | Mbps |
| $\mathrm{V}_{\text {CCA }}=2.30 \mathrm{~V}$ to 2.70 V | 120 | 120 | 100 | 80 | 40 | Mbps |
| $\mathrm{V}_{\text {CCA }}=1.65 \mathrm{~V}$ to 1.95 V | 100 | 100 | 80 | 60 | 40 | Mbps |
| $\mathrm{V}_{\text {CCA }}=1.40 \mathrm{~V}$ to 1.60 V | 80 | 80 | 60 | 60 | 40 | Mbps |
| $\mathrm{V}_{\mathrm{CCA}}=1.10 \mathrm{~V}$ to 1.30 V | Typ. | Typ. | Typ. | Typ. | Typ. |  |
|  | 40 | 40 | 40 | 40 | 40 | Mbps |

## Notes:

13. Maximum data rate is guaranteed, but not tested.
14. Maximum data rate is specified in megabits per second (see Figure 9). It is equivalent to two times the F-toggle frequency, specified in megahertz. For example, 100Mbps is equivalent to 50 MHz .

## Capacitance

| Symbol | Parameter |  | Conditions | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \text { Typical } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance Control Pin (/OE) |  | $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCB}}=\mathrm{GND}$ | 3 | pF |
| $\mathrm{Cl}_{\text {I/ }}$ | Input/Output Capacitance | $\mathrm{A}_{\mathrm{n}}$ | $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCB}}=3.3 \mathrm{~V}, / \mathrm{OE}=\mathrm{V}_{\mathrm{CCA}}$ | 4 | pF |
|  |  | $\mathrm{B}_{\mathrm{n}}$ |  | 5 |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power Dissipation Capacitance |  | $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{cc}}, \mathrm{f}=10 \mathrm{MHz}$ | 25 | pF |

## I/O Architecture Benefit

The FXLA101 I/O architecture benefits the end user, beyond level translation, in the following three ways:

Auto Direction without an external direction pin.
Drive Capacitive Loads. Automatically shifts to a higher current drive mode only during "Dynamic Mode" or HL / LH transitions.

Lower Power Consumption. Automatically shifts to low-power mode during "Static Mode" (no transitions), lowering power consumption.

The FXLA101 does not require a direction pin. Instead, the I/O architecture detects input transitions on both side and automatically transfers the data to the corresponding output. For example, for a given channel, if both A and B side are at a static LOW, the direction has been established as $A \rightarrow B$, and a LH transition occurs on the $B$ port; the FXLA101 internal I/O architecture automatically changes direction from $A \rightarrow B$ to $B \rightarrow A$.

During HL / LH transitions, or "Dynamic Mode," a strong output driver drives the output channel in parallel with a weak output driver. After a typical delay of approximately $10 \mathrm{~ns}-50 \mathrm{~ns}$, the strong driver is turned off, leaving the weak driver enabled for holding the logic state of the channel. This weak driver is called the "bus
hold." "Static Mode" is when only the bus hold drives the channel. The bus hold can be over ridden in the event of a direction change. The strong driver allows the FXLA101 to quickly charge and discharge capacitive transmission lines during dynamic mode. Static mode conserves power, where $\mathrm{I}_{\mathrm{cc}}$ is typically $<5 \mu \mathrm{~A}$.

## Bus Hold Minimum Drive Current

Specifies the minimum amount of current the bus hold driver can source/sink. The bus hold minimum drive current ( $\mathrm{I}_{\text {Hold }}$ ) is $\mathrm{V}_{\text {CC }}$ dependent and guaranteed in the DC Electrical tables. The intent is to maintain a valid output state in a static mode, but that can be overridden when an input data transition occurs.

## Bus Hold Input Overdrive Drive Current

Specifies the minimum amount of current required (by an external device) to overdrive the bus hold in the event of a direction change. The bus hold overdrive ( $\mathrm{Il}_{\text {ODH }}, \mathrm{I}_{\mathrm{ODL}}$ ) is $\mathrm{V}_{\mathrm{CC}}$ dependent and guaranteed in the DC Electrical tables.

## Dynamic Output Current

The strength of the output driver during LH / HL transitions is referenced on page 8, Dynamic Output Electrical Characteristics, I I

## Test Diagrams



Figure 3. Test Circuit

Table 1. AC Test Conditions

| Test | Input Signal | Output Enable Control |
| :---: | :---: | :---: |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\mathrm{PHL}}$ | Data Pulses | 0 V |
| $\mathrm{t}_{\mathrm{PZL}}$ | 0 V | HIGH to LOW Switch |
| $\mathrm{t}_{\mathrm{PZH}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | HIGH to LOW Switch |

Table 2. AC Load

| $\mathbf{V}_{\text {cco }}$ | $\mathbf{C 1}$ | $\mathbf{R 1}$ |
| :---: | :---: | :---: |
| $1.2 \mathrm{~V} \pm 0.1 \mathrm{~V}$ | 15 pF | $1 \mathrm{M} \Omega$ |
| $1.5 \mathrm{~V} \pm 0.1 \mathrm{~V}$ | 15 pF | $1 \mathrm{M} \Omega$ |
| $1.8 \mathrm{~V} \pm 0.15 \mathrm{~V}$ | 15 pF | $1 \mathrm{M} \Omega$ |
| $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$ | 15 pF | $1 \mathrm{M} \Omega$ |
| $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ | 15 pF | $1 \mathrm{M} \Omega$ |



Figure 4. Waveform for Inverting and Non-Inverting Functions

## Notes:

15. Input $t_{R}=t_{F}=2.0 n s, 10 \%$ to $90 \%$.
16. Input $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, 10 \%$ to $90 \%$, at $\mathrm{V}_{\mathrm{I}}=3.0 \mathrm{~V}$ to 3.6 V only.


Figure 5. 3-State Output Low Enable Time for Low Voltage Logic

## Notes:

17. Input $t_{R}=t_{F}=2.0 n s, 10 \%$ to $90 \%$.
18. Input $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}, 10 \%$ to $90 \%$, at $\mathrm{V}_{\mathrm{I}}=3.0 \mathrm{~V}$ to 3.6 V only.


Figure 6. 3-State Output High Enable Time for Low Voltage Logic

## Notes:

19. Input $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.0 \mathrm{~ns}, 10 \%$ to $90 \%$.
20. Input $t_{R}=t_{F}=2.5 \mathrm{~ns}, 10 \%$ to $90 \%$, at $\mathrm{V}_{\mathrm{I}}=3.0 \mathrm{~V}$ to 3.6 V only.

Table 3. Test Measure Points

| Symbol | $\mathbf{V}_{\mathrm{DD}}$ |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{MI}}{ }^{(21)}$ | $\mathrm{V}_{\mathrm{CCI}} / 2$ |
| $\mathrm{~V}_{\mathrm{MO}}$ | $\mathrm{V}_{\mathrm{CCo}} / 2$ |
| $\mathrm{~V}_{\mathrm{X}}$ | $0.9 \times \mathrm{V}_{\mathrm{cCo}}$ |
| $\mathrm{V}_{\mathrm{Y}}$ | $0.1 \times \mathrm{V}_{\mathrm{CCo}}$ |

Note:
21. $\mathrm{V}_{\mathrm{CCI}}=\mathrm{V}_{\mathrm{CCA}}$ for control pin /OE or $\mathrm{V}_{\mathrm{MI}}=\left(\mathrm{V}_{\mathrm{CCA}} / 2\right)$.


Figure 7. Active Output Rise Time and Dynamic Output Current High


$$
I_{O L D} \approx\left(C_{L}+C_{I I O}\right) \times \frac{\Delta V_{O U T}}{\Delta t}=\left(C_{L}+C_{I I O}\right) \times \frac{(80 \%-20 \%) \bullet V_{C C O}}{t_{F A L L}}
$$

Figure 8. Active Output Fall Time and Dynamic Output Current Low


Figure 9. Maximum Data Rate


Figure 10.Output Skew Time

## Note:

22. $\mathrm{t}_{\mathrm{SKEW}}=\left(\mathrm{t}_{\mathrm{pHL} \max }-\mathrm{t}_{\mathrm{pHL}}\right.$ min $)$ or $\left(\mathrm{t}_{\mathrm{pLH}}\right.$ max $-\mathrm{t}_{\mathrm{pLH}}$ min $)$

## Physical Dimensions



Figure 11.6-Lead MicroPak ${ }^{\text {TM }} 1.00 \mathrm{~mm} \times 1.45 \mathrm{~mm}$ Package
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

[^0]
## Physical Dimensions



Figure 12.6-Lead, MicroPak2, 1x1mm Body, .35mm Pitch
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packagingl.
Tape and Reel Specification
Please visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications: http://www.fairchildsemi.com/packaging/MicroPAK2 6 L tr.pdf.

| Package Designator | Tape Section | Cavity Number | Cavity Status | Cover Type Status |
| :---: | :---: | :---: | :---: | :---: |
| FHX | Leader (Start End) | 125 (Typical) | Empty | Sealed |
|  | Carrier | 5000 | Filled | Sealed |
|  | Trailer (Hub End) | 75 (Typical) | Empty | Sealed |

## FAIRCHILD

semiconductar*

## TRADEMARKS

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.
Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.
PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :---: | :---: | :--- |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change <br> in any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild <br> Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make <br> changes at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. <br> The datasheet is for reference information only. |


[^0]:    Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packagingl.

